


Software-like Incremental Refinement on **FPGA** ?

Dongjoon Park, 박동준
dopark@seas.upenn.edu

Implementation of Computation Group
University of Pennsylvania




Software-like Incremental Refinement on FPGA

How many of you have heard of “**FPGAs**”?

Software-like Incremental Refinement on FPGA



- FPGA: Field-Programmable Gate Arrays
- Compare with other hardware platforms...



- + Better power efficiency than GPU
- + More flexible than ASIC (Application-Specific-Integrated-Circuits)

Software-like Incremental Refinement on FPGA

- FPGA: Field-Programmable Gate Arrays
- Compare with other hardware platforms...




If FPGA's that good, then
why not using FPGAs
everywhere?

- + Better power efficiency than
- + More flexible than ASIC (Application-Specific-Integrated-Circuits)

Software-like Incremental Refinement on FPGA

- Problem
 - FPGA compilation takes forever




- CPU, GPU compilation: milliseconds, seconds, minutes
- FPGA compilation: **minutes, hours, days**

Software-like Incremental Refinement on FPGA


- Problem
 - FPGA compilation takes forever
 - Incremental Refinement on FPGA?
 - You have a design... Wait for an hour to test it on FPGA
 - ... and you discover a small change you need to make
 - Now, you must wait *another* hour to test the modified design?
 - Oh my god, it doesn't make sense 

Software-like Incremental Refinement on FPGA

- Idea: Fast separate compilations on FPGA
 - Divide-and-conquer strategy!




Vendor tool(from AMD, Intel)'s **slow** monolithic compilation




Our **Fast** separate compilations in parallel

Software-like Incremental Refinement on FPGA

- Idea: Fast separate compilations on FPGA
 - Divide-and-conquer strategy!




Vendor tool(from AMD, Intel)'s **slow**
monolithic compilation



Our **Fast** separate compilations
in parallel

Software-like Incremental Refinement on FPGA

- Idea: Fast separate compilations on FPGA
 - Divide-and-conquer strategy!
 - Incremental Refinement on FPGA!
 - You have a design... Wait for an ~~hour~~^{10 min} to test it on FPGA
 - ... and you discover a small change (B) you need to make
 - Now, you must wait *another* ~~hour~~^{5 min} to test the modified design?
 - You make another change (C) on the design
 - Wait for only **5 min!**
 - Keep improving your design...



→ Significant improvement in chip design process! 😊


Software-like Incremental Refinement on FPGA

- Broader Impact? (in high-level)
 - e.g. AI Chips
- Hardware development is time-consuming...
- With our design methodology, it can be accelerated!
- ➔ Better cell phone, laptop, ChatGPT, everything!

	TPUv1	TPUv2	TPUv3	TPUv4 ^{[14][16]}	TPUv5 ^[17]	Edge v1
Date introduced	2016	2017	2018	2021	2023	2018
Process node	28 nm	16 nm	16 nm	7 nm	Unstated	
Die size (mm ²)	331	< 625	< 700	< 400	Unstated	
On-chip memory (MiB)	28	32	32	32	48	
Clock speed (MHz)	700	700	940	1050	Unstated	
Memory	8 GiB DDR3	16 GiB HBM	32 GiB HBM	32 GiB HBM	16 GB HBM	
Memory bandwidth	34 GB/s	600 GB/s	900 GB/s	1200 GB/s	819 GB/s	
TDP (W)	75	280	220	170	Not Listed	2
TOPS (Tera Operations Per Second)	23	45	123	275	393	4
TOPS/W	0.31	0.16	0.56	1.62	Not Listed	2

<Google TPU products^[1]>

Thank you ☺



[1] Wikipedia, "Tensor Processing Unit", https://en.wikipedia.org/wiki/Tensor_Processing_Unit (accessed Apr. 8th, 2024)