Dongjoon(DJ) Park

R315, 200 Sout	n 33rd Street, Philadelphia, PA, USA	moon5756@gmail.com	215-240-2547	https://dj-park.github.io/	
Education	Ph.D. in ESE , University of Penns Advisor: Prof. André DeHon Thesis: Software-like Incremental Re	ylvania finement on FPGA using l	Aug'16–Jul'1 Partial Reconfigu	8, Aug'21–Dec'24(Expected)	
	B.S. in ECE , Carnegie Mellon Uni Recipient of David Tuma Project Av Graduated with University Honors	versity vard – Best ECE Capstone	Project Award	Aug'12–Dec'15	
Industry Experience	AMD , San Jose, CA, USA FPGA Architecture Intern			May'24-Present	
	• We aim to achieve a high clock free bandwidth of modern datacenter FP	quency (>450MHz) for Sp GAs by micro-floorplannin	MV accelerator g and heavy pipe	that can fully utilize HBM elining across multi-SLRs	
	AnaPass, South KoreaSoC EngineerRTL verification of Timing Controlled	r IP for Samsung Tablet d	isplay	Jul'20–Jul'21	
	Korea Advanced Institute of ScientResearch EngineerProjects on Radar-based fall detector	nce and Technology (KA	AIST) , South K prming system	orea Aug'18–Jul'20	
	CoMira Solutions , Pittsburgh, PA, U Hardware Engineering Intern	JSA		Jun'14–Aug'14	
Academic Research	 Software-like Incremental Refinement on FPGA [1] Advisor: Prof. André DeHon, University of Pennsylvania Proposed a fast incremental refinement strategy for FPGA designs that resembles SW compilation Designed a runtime bottleneck identification for HLS dataflow designs using FIFO full/empty counters Created a multi-clock system with a NoC (400MHz) and compute kernels (200–400MHz) Accelerated design tuning time by 1.3–2.7× while improving application latency by 2.2–12.7× 				
	 Network-on-a-Chip (NoC) on FPC Advisor: Prof. André DeHon, Universa Designed a novel asymmetric Butter. Analyzed throughput and worst case Achieved up to 76% more throughput 	GA [3] ity of Pennsylvania fly Fat Tree NoC in Verilog latency in realistic graph t than existing Butterfly F	g that excels in u workloads and sy 'at Tree NoC wit	Sep'22–Jan'23 inbalanced traffic inthetic traffic patterns h the similar resource usage	
	 Parallel FPGA Compilation using Advisor: Prof. André DeHon, Universa Open-sourced the Makefile/Python/⁷ Provided flexibility in sizes of compil Only 2–5 min to compile realistic between the second secon	Hierarchical Partial R <i>ity of Pennsylvania</i> Icl based FPGA's parallel e slots for parallel FPGA on achmarks, from HLS to bit	econfiguration compilation fran compilations, uti stream (2.2–5.3>	[4] Jan'22-Aug'22 nework (link) lizing Xilinx Nested DFX < speedup over Xilinx Vitis)	
	 Accelerating FPGA Compilation and Advisor: Prof. André DeHon, Universa Designed packet parser, reassembly h Analyzed Xilinx Vivado's compile sp Showed 4.5× speedup in PnR time of the speedup of t	using NoC and Partial ty of Pennsylvania puffer, and FIFO modules is eed with case studies and is ver Xilinx Vivado's compil	Reconfiguratio in Verilog for the revealed the limi ation with a divi	n [6][7] May'17–Aug'18 NoC interface tations of the vendor tool ide-and-conquer approach	
	 Detecting Voltage Anomalies in S Advisor: Prof. Shawn Blanton, CMU Implemented a synthesizable, fine-gr. Analyzed voltage activities for three 	can-Testing Environme ained voltage sensor on FP different ISCAS'89 circuits	nt on FPGA GA using carry s in at-speed scar	Dec'14–Oct'15 chains and latches a testing environment	
Course Projects	HW/SW co-design for VGG16, UnDesigned a systolic array based FPG	niversity of Pennsylvania A acceleration kernel for 2	D convolution fu	Nov'21–Dec'21 unction using HLS	

• Demonstrated 11–14.8× performance improvement over the SW baseline of 2D convolution (report link)

PUBLICATIONS	CATIONS [1] REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA Designs <u>D. Park</u> , A. DeHon <u>ACM Int. Symp. on Field-Programmable Gate Arrays</u> (FPGA), 2024 – (acceptance rat			
	[2] ExHiPR: Extended High-level Partial Reconfiguration for Fast Incremental FPGA Compi Y. Xiao, <u>D. Park</u> , Z. Niu, A. Hota , A. DeHon ACM Transactions on Reconfigurable Technology and Systems (TRETS), 2024	lation		
	 [3] Asymmetry in Butterfly Fat Tree FPGA NoC D. Park, Z. Yao, Y. Xiao, A. DeHon 			
	IEEE Int. Conf. on Field-Programmable Technology $(\mathbf{F}\mathbf{PT})$, 2023			
	 [4] Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration <u>D. Park</u>, Y. Xiao, A. DeHon IEEE Int. Conf. on Field-Programmable Technology (FPT), 2022 – (acceptance rate: 25 	.2%)		
	 [5] HiPR: High-level Partial Reconfiguration for Fast Incremental FPGA Compilation Y. Xiao, A. Hota, <u>D. Park</u>, A. DeHon IEEE Int. Conf. on Field-Programmable Logic and Applications (FPL), 2022 (<i>Best Paper Candidate</i>: 7.0%) 	,		
	[6] Reducing FPGA Compile Time with Separate Compilation for FPGA Building Blocks Y. Xiao, <u>D. Park</u> , A. Butt, H. Giesen, Z. Han, R. Ding, N. Magnezi, R. Rubin, A. DeHo IEEE Int. Conf. on Field-Programmable Technology (FPT), 2019 – (acceptance rate: 25)	n .0%)		
	 [7] Case for Fast FPGA Compilation using Partial Reconfiguration <u>D. Park</u>, Y. Xiao, N. Magnezi, A. DeHon IEEE Int. Conf. on Field-Programmable Logic and Applications (FPL), 2018 			
Talks	• REFINE: Runtime Execution Feedback for INcremental Evolution on FPGA I – at AMD – FPGA Architecture team, San Jose, CA, USA (<i>slides</i>) – at Altera – FPGA Architecture team, San Jose, CA, USA (<i>slides</i>))esigns Mar'24 Mar'2/		
	- at FPGA 2024, Monterey, CA, USA (<i>talk video</i> , <i>slides</i>)	Mar'24 Mar'24		
	Asymmetry in Butterfly Fat Tree FPGA NoC			
	 at FPT 2023, Yokohama, Japan (virtual) (<i>talk video</i>, <i>slides</i>) Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration 	Dec'23 on		
	– at FPT 2022, Hong Kong (talk video, slides)	Dec'22		
	- at ESE PhD seminar, University of Pennsylvania, Philadelphia, PA, USA (<i>slides</i>)	Oct'22		
	- at FPL 2022 Belfast Northern Ireland (slides)	Aua'22		
	• Case for Fast FPGA Compilation using Partial Reconfiguration	11ug 22		
	- at FPL 2018, Dublin, Ireland (<i>slides</i>)	Aug'18		
AWADDS /	• AKF Scholarship (1st place), KSEA – Andrew Kim Memorial Foundation (<i>slides</i>)	A nr'24		
SERVICE	• Student Recognition Award, University of Pennsylvania	Apr'23		
SERVICE	• Best Presentation Award, Penn ESE PhD seminar (F2022–S2023)	A pr'23		
	• Samsung Electronics Global Fellowship with post-graduation employment offer	Oct'22		
	Best Paper Candidate, FPL2022	Aug'22		
	• PhD Fellowship, University of Pennsylvania	Aug'16		
	• Best ECE Capstone Project Award (Project: Neural Networks on FPGA), CMU	May'16		
	• University Honors, CMU	May'16		
	• Artifact Evaluation Committee for FCCM 2024			
	• Penn ESE PhD students seminar organizer	Feb'23–Dec'23		
	• Judge, Research Experience for Undergraduates, University of Pennsylvania	Aug'23		
Teaching Assistant	• SoC Architecture (ESE5320), University of Pennsylvania - Co-authored homework labs on multi-core, SIMD, HW acceleration, HLS, AMD Vitis			
	- Held C/exam review sessions and weekly office hours for the graduate level course (20–4	0 students)		
	 Mathematical Foundations of Electrical Engineering (18-202), CMU Structure and Design of Digital Systems (18-240), CMU 	Fall 2014 Spring 2014		
Skills	Hardware Verilog, Vivado, Vitis HLS, Quartus, HDL Simulation tools, OpenCL			

Software C++, Python, PyTorch, scikit-learn, Tcl, Shell scripting