Software-like Incremental Refinement on FPGA using Partial Reconfiguration

Dongjoon(DJ) Park

Advisor: Prof. André DeHon

Implementation of Computation Group University of Pennsylvania





Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion




Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion



m

Two days ago... Banquet at FPGA2024






Two days ago... Banquet at FPGA2024






- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement






- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement






_

- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement






- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement






- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement





- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement






- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools

SW engineers can easily profile the application to investigate where the application spent its time on.




- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?



- Q. Can we compile each function in parallel? (not synthesis but place/route/bit-gen)
- A. No, a design is *monolithically* compiled
- → Tool tries to optimize the entire design
- → Long compile time




- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?




Q. Can we recompile only the changed part?



- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?






Q. Can we recompile only the changed part?

Something like this!



- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?




Q. Can we recompile only the changed part?


A. No, the entire design is monolithically recompiled

→ Long compile time



- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?
 - 2) Profiling? Bottleneck identification?





Q. How do we know which module to refine next?

A. It's difficult to identify the bottleneck

→ Lack of visibility on the inner state of the HW design



- So, what is so good about SW development?
 - 1) Parallel compile, Incremental Refinement
 - 2) Rich profiling tools
- How's current HW development?
 - 1) Parallel compile? Incremental Refinement?
 - 2) Profiling? Bottleneck identification?
- Overall goal: SW-like FPGA design development
 - Fast Separate Compilation in Parallel using
 NoC + (Hierarchical) Partial Reconfiguration
 - Incremental Refinement strategy
 - Profiling using FIFO counters



Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion



Idea - Separate compilation in Parallel using Partial Reconfiguration


Problem: Slow monolithic FPGA compilation

Idea: Fast Separate Compilation in Parallel using

Partial Reconfiguration (PR)

FPGA device

/IVADO



Vendor tool(Vivado, Quartus)'s slow monolithic compilation

"Operator" ←

Streaming


dataflow links

Fast separate compilation in parallel using NoC + PR



Idea – Separate compilation in Parallel using Partial Reconfiguration


- Idea: Fast Separate Compilation in Parallel using Partial Reconfiguration (PR)
 - Pioneering work on separate compilation on FPGA using PR^[1,2]
 - Parallel/Incremental compilation is supported
 - Utilized a (deflection-routed)
 Butterfly Fat Tree Network for the NoC





Idea – Separate compilation in Parallel using Partial Reconfiguration


- Idea: Fast Separate Compilation in Parallel using Partial Reconfiguration (PR)
 - Pioneering work on separate compilation on FPGA using PR^[1,2]
 - Parallel/Incremental compilation is supported
 - Utilized a (deflection-routed)
 Butterfly Fat Tree Network for the NoC





Idea - Separate compilation in Parallel using Partial Reconfiguration

- Idea: Fast Separate Compilation in Parallel using Partial Reconfiguration (PR)
 - Pioneering work on separate compilation on FPGA using PR^[1,2]
 - Parallel/Incremental compilation is supported
 - Utilized a (deflection-routed)
 Butterfly Fat Tree Network for the NoC








Idea - Separate compilation in Parallel using Partial Reconfiguration

- Demonstrated 30 min of PnR/bit-gen time with Xilinx Vivado can be reduced to 7 min with separate compile on a 31-multicore design^[1]
- More HLS benchmarks illustrated in [2] led by Yuanlong Xiao
- Analyzed the Vivado's compile time^[2]
 - Full benefit is not achieved in [1,2] because of tool limitation
 - Even though the static logic is static, Vivado still spends time in loading the design



Idea – Separate compilation in Parallel using Partial Reconfiguration

- reduced to 7 min with se
- More HLS benchmarks ill
- Analyzed the Vivado's co
 - Full benefit is not acl
 - Even though the stat spends time in loadir






Idea - Separate compilation in Parallel using Partial Reconfiguration

- Demonstrated 30 min of PnR/bit-gen time with Xilinx Vivado can be reduced to 7 min with separate compile on a 31-multicore design^[1]
- More HLS benchmarks illustrated in [2] led by Yuanlong Xiao
- Analyzed the Vivado's compile time^[2]
 - Full benefit is not achieved in [1,2] because of tool limitation
 - Even though the static logic is static, Vivado still spends time in loading the design
 - This issue was mitigated in Xilinx tool ver. 2020.2
 - Abstract Shell: contains minimal logical and physical database



Idea – Separate compilation in Parallel using Partial Reconfiguration

- Demonstrated 30 min of PnR/bit-gen time with Xilinx Vivado can be reduced to 7 min with separate compile on a 31-multicore design^[1]
- More HLS benchmarks illustrated in [2] led by Yuanlong Xiao
- Analyzed the Vivado's compile time^[2]
 - Full benefit is not achieved in [1,]
 - Even though the static logic is stated spends time in loading the design
 - This issue was mitigated in Xilinx
 - Abstract Shell: contains minimal





Idea – Separate compilation in Parallel using Partial Reconfiguration

 Q. Does the user have to decompose a design into regularlysized operators?








Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion




- Problem: Fixed-sized pages in separate compilations approaches
 - What if the sizes of operators are unbalanced?









- Problem: Fixed-sized pages in separate compilations approaches
 - What if the sizes of operators are unbalanced?
 - What if a user wants to optimized further?








- Problem: Fixed-sized pages in separate compilations approaches
 - If the pages are large, it reduces the benefit of separate compilations.
 - If the pages are small, the users need to manually divide the design into small operators. Also causes NoC bandwidth bottleneck.







- Problem: Fixed-sized pages in separate compilations approaches
 - If the pages are large, it reduces the benefit of separate compilations.
 - 2) If the pages are small, the users need to manually divide the design into small operators. Also causes NoC bandwidth bottleneck.






- Idea: Flexible-sized PR pages using Hierarchical PR^[3]
 - Supported by Xilinx since tool ver. 2020.1 (2020)
 - A.k.a Nested DFX
 - Partial region inside partial region






Idea: Flexible-sized PR pages using Hierarchical PR^[3]






Idea: Flexible-sized PR pages using Hierarchical PR^[3]






Idea: Flexible-sized PR pages using Hierarchical PR^[3]






- Idea: Flexible-sized PR pages using Hierarchical PR^[3]
- Advantages
 - Fine-grained separate compilations with single pages
 - → maximize benefits of fast separate compilations
 - Users are not forced to decompose a design into small operators. They can use double pages or quad pages.
 - → flexible framework
 - Useful in incremental refinement
 - → Users can quickly start from natural decomposition and incrementally refine just like SW!






- Results detailed results in [3]
 - Improves application performance by 1.4~4.9x compared to a fixedsized pages system on Rosetta HLS benchmarks^[4]
 - Remove NoC bandwidth by merging ops
 - Use more area for single operator



<Remove NoC bandwidth bottleneck by merging ops>



- Results detailed results in [3]
 - Improves application performance by 1.4~4.9x compared to a fixedsized pages system on Rosetta HLS benchmarks^[4]
 - Remove NoC bandwidth by merging ops
 - Use more area for single operator




<Use Double/Quad page for a single operator>



- Results detailed results in [3]
 - Improves application performance by 1.4~4.9x compared to a fixedsized pages system on Rosetta HLS benchmarks^[4]
 - Remove NoC bandwidth by merging ops
 - Use more area for single operator
 - While compiling 2.2~5.3x faster than AMD-Xilinx Vitis
 - In incremental refinement scenario, a single page takes less than 2 minutes to compile (HLS → partial bitstream)




- More enhancements on the separate compilation framework^[5]
 - Mitigate NoC bandwidth bottleneck
 - Use multiple NoC interfaces







- More enhancements on the separate compilation framework^[5]
 - Mitigate NoC bandwidth bottleneck
 - Use multiple NoC interfaces
 - Support for multiple clock frequencies for each op
 - NoC runs @ 400MHz
 - Operators run @ 200~400MHz






- More enhancements on the separate compilation framework^[5]
 - Mitigate NoC bandwidth bottleneck
 - Use multiple NoC interfaces
 - Support for multiple clock frequencies for each op
 - NoC runs @ 400MHz
 - Operators run @ 200~400MHz
 - Page assignment based on recursive graph bipartitioning
 - Reduce traffic over NoC









- More enhancements on the separate compilation framework^[5]
 - Mitigate NoC bandwidth bottleneck
 - Use multiple NoC interfaces
 - Support for multiple clock frequencies for each op
 - NoC runs @ 400MHz
 - Operators run @ 200~400MHz
 - Page assignment based on recursive graph bipartitioning
 - Reduce traffic over NoC








- More enhancements on the separate compilation framework^[5]
 - Mitigate NoC bandwidth bottleneck
 - Use multiple NoC interfaces
 - Support for multiple clock frequencies for each op
 - NoC runs @ 400MHz
 - Operators run @ 200~400MHz
 - Page assignment based on recursive graph bipartitioning
 - Reduce traffic over NoC
 - More enhancements in [5]










Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion




- Remember, the goal: "SW-like FPGA design development"
 - Fast Separate Compilation in Parallel using
 NoC + (Hierarchical) Partial Reconfiguration
 - Incremental Refinement strategy
 - Profiling using FIFO counters




- Remember, the goal: "SW-like FPGA design development"
 - Fast Separate Compilation in Parallel using
 NoC + (Hierarchical) Partial Reconfiguration
 - Incremental Refinement strategy
 - Profiling using FIFO counters
- Problem: Is the previous NoC+PR system enough for the incremental refinement on FPGA designs?




- Problem: Is the previous NoC+PR system enough for the incremental refinement on FPGA designs?
 - NoC-based system
 - Pro: Faster compile
 - Parallel, incremental
 - Con: NoC overhead
 - Area, Bandwidth
 - Monolithic system
 - Pro: No NoC overhead
 - Con: Slow compile







- Idea: Fast incremental refinement strategy^[5]
 - Start with the NoC-based system
 - Identify the bottleneck and select the next design point
 - When a design can't be improved in the NoC-based system, (e.g. not enough area in PR page, design space is all explored) migrate to the **monolithic** system
 - Continue to identify the bottleneck and select the next design point







- Problem: No profiling capability. How to identify a bottleneck of a design in HW?
- Idea: Bottleneck identification using FIFO counters

Recall! C-based system

- Pro: Faster compile
 - Parallel, incremental
- Con: NoC overhead
 - Area, Bandwidth
- Monolithic system
 - Pro: No NoC overhead
 - Con: Slow compile








- Idea: Bottleneck identification using FIFO counters
 - High-level intuition




- Idea: Bottleneck identification using FIFO counters
 - High-level intuition






- Idea: Bottleneck identification using FIFO counters
 - High-level intuition






Idea: Bottleneck identification using FIFO counters





- Idea: Bottleneck identification using FIFO counters^[5]
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system




Stall condition: at least one FIFO stalls, stall cnt++

→ Op with the least stall cnts may be the bottleneck




- Idea: Bottleneck identification using FIFO counters^[5]
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system



Stall condition: at least one FIFO stalls, stall cnt++

→ Op with the least stall cnts may be the bottleneck


- 2) NoC bandwidth bottleneck
- → embedded in only NoC system



- Harms application performance
- Wrong bottleneck operator can be identified




- Idea: Bottleneck identification using FIFO counters^[5]
- 1) bottleneck operator
- → embedded in both NoC system, monolithic system



Stall condition: at least one FIFO stalls, stall cnt++

→ Op with the least stall cnts may be the bottleneck

- 2) NoC bandwidth bottleneck
- → embedded in only NoC system



If A's Output FIFO's full↑ && B's Input FIFO's full↓

→ NoC bandwidth may be the bottleneck




- Results: Design Space Exploration (DSE) case study
 - Observe application performance improvement with bottleneck identification
 - Compare design tuning time of our fast incremental refinement strategy vs monolithic-only flow




Results: Design Space Exploration (DSE) case study

- AMD Vitis, Vitis HLS, Vivado, 2022.1
- AMD Ryzen 5950X, 16 core, 32 threads
- 128 GB RAM
- AMD ZCU102, UltraScale+ ZU9EG



<Automated DSE experiment overview>



<NoC-based system overlay>


Orange: NoC

Cyan: pipeline regs (placed near PR pages)




Results: Design Space Exploration (DSE) case study

- AMD Vitis, Vitis HLS, Vivado, 2022.1
- AMD Ryzen 5950X, 16 core, 32 threads
- 128 GB RAM
- AMD ZCU102, UltraScale+ ZU9EG



<Automated DSE experiment overview>



<NoC-based system overlay>


Orange: NoC

Cyan: pipeline regs (placed near PR pages)




Results: Design Space Exploration (DSE) case study

- AMD Vitis, Vitis HLS, Vivado, 2022.1
- AMD Ryzen 5950X, 16 core, 32 threads
- 128 GB RAM
- AMD ZCU102, UltraScale+ ZU9EG



<Automated DSE experiment overview>




<NoC-based system overlay>

Orange: NoC

Cyan: pipeline regs (placed near PR pages)




Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark



<NoC-based system>



Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark




200MHz → 250MHz






Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark






Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark



And so on...




Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark




Already reached the final design point

→ Migrate to monolithic flow






Results: Design Space Exploration (DSE) case study Example: CNN-2 benchmark



- Wanted to show that 14 operators are monolithically compiled (slow)
- NoC is removed
- Continues to identify the bottleneck and refine until the design space is all explored









Design Space Exploration time (seconds)

Monolithic systemX NoC-based system







Reduce tuning time by $1.3\sim2.7\times$ while improving application latency by $2.2\sim12.7\times$

<Selected DSE results: Our incr. refinement strategy vs Monolithic only>^[5]



Advantages

- Just like SW, we can quickly map the application on the FPGA, profile to find the bottleneck, and recompile only the functions that have changed
- Faster tuning time is expected because initial design points are iterated with the fast separate compilation (2~3 min in some cases)
- No loss in the performance for the final design







Table of Contents

- Motivation
- Idea Separate compilation in Parallel using Partial Reconfiguration
- Idea More Flexibility using Hierarchical PR
- Idea Incremental Refinement Strategy and Profiling
- Discussion & Conclusion



Discussion & Conclusion

- How is it related to FPGAs with hard NoC(e.g. AMD Versal)?
 - Can create similar hard NoC + PR pages platform
 - Limited NoC ports? Soft switch logic, Hierarchical PR pages
 - Can instantiate similar FIFO counter logic in NoC interfaces
 - Don't need to migrate to monolithic system.



<Example Versal Floorplan^[6]>



Discussion & Conclusion

- How is it related to RapidWright from AMD Research?
 - RapidWright is an open source framework that enables netlist and implementation manipulation
 - Fast FPGA compilation work with RapidWright: [7,8,9]



- Pro: don't need global stitching
- Con: Requires NoC, NoC BW could be bottleneck
 - [11] doesn't use NoC but still uses PR. (switchbox PR pages)
- RapidWright, bottom-up, going through the global stitching
 - Pro: don't need NoC
 - Con: Requires global stitching
 - Fast routing challenge!





Discussion & Conclusion


- Soft NoC consumes FPGA resources
 - For all traffic patterns, is the current BFT NoC the best?
 - Some exploration for highly unbalanced traffic in [10]
- Conclusion
 - SW-like Incremental Refinement FPGA development
 - Fast Separate Compilation in Parallel using NoC + (Hierarchical) Partial Reconfiguration
 - Incremental Refinement strategy
 - Profiling using FIFO counters









- Q. Doesn't Vivado support Out-of-Context flow? Without PR?
 - In synthesis, does save compile time.
 - HLS/Synthesize A.cpp, B.cpp, C.cpp, D.cpp
 - Then, stitch *.dcp → Top-level stitching isn't time-consuming
 - In implementation, does NOT save compile time.






- Q. Why do you need a NoC? Why not just PR pages?
 - Then, the static logic is application-specific
 - → Need a new static logic for each application?









- Q. Why do you need a NoC? Why not just PR pages?
 - Then, the static logic is application-specific
 - → Need a new static logic for each application?
 - → Can't add new operator. Interconnection between operators can't change









- Q. Why do you need a NoC? Why not just PR pages?
 - Then, the static logic is application-specific
 - → Need a new static logic for each application?
 - → Can't add new operator. Interconnection between operators can't change
 - If you are fixed with interconnections of operators, then possible!^[10]
 - Or with switchbox PR pages^[11], possible! \rightarrow More wires








<SW PR pages + Logic PR pages>[11]





<NoC + PR pages>





- Q. Some limitations on Vivado PR technology?
 - Abstract shell, not perfect
 - In [3], size of static design of abstract shell(quad page):
 129 LUTs~15508 LUTs → Had some workaround in [3]
 - Note: size of quad page is about 30K LUTs















- Q. Some limitations on Vivado PR technology?
 - Abstract shell, not perfect
 - In [3], size of static design of abstract shell(quad page):
 129 LUTs~15508 LUTs → Had some workaround in [3]
 - Note: size of quad page is about 30K LUTs
 - Static routing over reconfigurable regions
 - Addressed in [5]
 - Reconfigurable module relocation?
 - Note that in page assignment, if it needs to be moved to a different single-sized page, it needs to be newly placed/routed.
 - → Partial bitstreams can't be simply relocated





- Q. Some lir
 - Abstract
 - In [
 - Not
 - Static rd
 - Add
 - Reconfid
 - Not diffe



- In Vivado PR, static net can route over reconfigurable regions
- static ↔ reconfigurable: interface nets
- static ↔ static: can be prevented → CONTAIN_ROUTING ON








Static routing, PR






- Q. How to determine whether a synthesized netlist fits in a PR page or not?
 - Irregular columnar resource distribution of FPGAs
 - AMD PR technology allows static routing to route over PR pages
 - Every design (netlist) has different routing complexity
 - E.g. 60% LUT util could fail in some designs while even 80% LUT util doesn't fail in some designs
- Our solution
 - Per each PR page, train a classifier that predicts whether a netlist can be successfully mapped or not
 - Train input: a variety of designs with different resource util, Rent complexity, etc
 - Features: post-synthesis resource estimates, Rent value, average fanout, total instances





- Q. How difficult is the designs decomposition?
 - For some designs, intuitive
 - For some designs, more challenging
 - Some of our benchmarks are from Rosetta HLS benchmark^[3] that are not necessarily in dataflow form





- Q. Final design point of our incremental strategy vs monolithiconly flow?
 - In our experiments, they reach to the similar final design points
 - But
 - sometimes the final design point of the NoC flow doesn't meet the timing in the monolithic flow
 - sometimes NoC flow fails earlier than the monolithic-only flow
 - sometime monolithic-only flow fails earlier than the NoC flow
 - Different implementation directives?

